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Triples in Matroid Circuits 
P. D. SEYMOUR* 
Watkins and Mesner characterized edge-triples of a graph which are not in any circuit, and 
Chakravarti and Robertson solved the dual problem of edge-triples not in a bond. Here we give 
a common generalization, solving the problem for all binary matroids. Our main result is that if 
e, f, g are elements of a 3-connected, internally 4-connected binary matroid, then there is a circuit 
containing e, f, g, unless either { e, f, g} is a co circuit, or the matroid is graphic and e, f, g are edges 
of the graph with a common vertex. The more general non-binary problem is still open. 
1. INTRODUCTION 
A well-known theorem of Whitney [14] asserts that any pair of elements of a connected 
matroid are in a circuit. However, there are matroids of arbitrarily high connectivity with 
triples of elements which are not in circuits-for example, in a graph, G if e,f, g are 
three edges with a common vertex, then no circuit of-«.( G) (the polygon matroid of G) 
contains e,f, g and yet-«.( G) can have arbitrarily high connectivity. It has been an open 
problem to characterize those triples which are not in circuits. In this paper we solve this 
problem for binary matroids, although the non-binary case remains open. 
Several people (implicitly in Watkins and Mesner [10], and [3, 4, 5]) have shown that 
if e,f, g are edges of a 3-connected simple graph G, then there is a circuit of G containing 
e,f and g unless either e,f, g have a common vertex, or they form a bond. [A bond of 
a graph G is a minimal set of edges the deletion of which increases the number of 
connected components. Thus, the bonds of G are the circuits of-«.*( G), the bond matroid 
of G.] In a considerably more difficult theorem, Chakravarti and Robertson [1] showed 
that three edges e,f, g of a 3-connected, cyclically 4-connected graph are in a bond unless 
the graph is planar and can be drawn in the plane with e, f, g on the boundary of the 
same region. Our result provides a common generalization of these two theorems. 
Section 2 contains a discussion of connectivity, and an explanation of how to reduce 
the problem to the 3-connected, internally 4-connected case. Section 3 gives an explicit 
characterization in this case and section 4 is a brief discussion of the problem for 
non-binary matroids. 
We shall assume familiarity with matroid theory-for an introduction, see Welsh 
[11]-but we here explain some notation and terminology. E(M) denotes the set of 
elements of the matroid M, and M* denotes its dual matroid. If X~ E(M), M\X denotes 
the matroid with elements set E ( M) -X and the induced independence structure, and 
M/ X denotes (M*\X)*. We abbreviate M\{x} by M\x, etc. For X~ E(M), rM(X) 
denotes the rank of X in M, and rM(E(M)) is abbreviated by r(M). A cycle of a binary 
matroid M is a subset of E(M) expressible as a disjoint union of circuits. F7 denotes 
the Fano matroid, the matroid represented by the seven non-zero 3-tuples over GF(2). 
' 
2. CoNNECTIVITY 
Let k> 0 be an integer, and let (X~o X2) be a partition of E(M) such that 
rM(X1) + rM(X2) ~ r(M) + k -1. 
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(a) a Tutte k-separation if IXtl, IX2I;;;. k 
(b) an internal k-separation if IX11, IX21;;;. k+ 1 
(c) a vertical k-separation if rM(X1), rM(X2) < r(M). 
We say that M is Tutte (respectively internally, vertically) k-connected if M has no Tutte 
(respectively internal, vertical) k-separation for any k' < k. (For a discussion of vertical 
connectivity, see Cunningham [2].) We shall usually abbreviate 'Tutte k-connected' by 
'k-connected', and '2-connected' by 'connected'. 
We shall require the following lemmas. Proofs of the first two are left to the reader. 
( 2.1) If M is 3 -connected and has at least four elements, then it has no circuits or cocircuits 
of cardinality 1 or 2. 
(2.2) If (X1 , X 2) is a vertical k-separation of M and x E X 2 is in the closure of X 1 , then 
(X1 u{x}, X 2 -{x}) is a vertical k-separation of M. 
(2.3) If M is binary, 3-connected, and vertically 4-connected, then it is internally 4-
connected. 
PROOF. Suppose that (X1 , X 2) is an internal k'-separation for some k' < 4. Then k' = 3, 
since M is 3-connected, and so IX11, IX21;;;. 4. Now (X1 , X 2) is not a vertical 3-separation, 
and so we may assume that rM(X2) = r(M). But 
rM(X1) + rM(X2) ~ r(M) + 2 
and so rM(X1) ~ 2. Thus some subset of X 1 is a circuit of cardinality 1 or 2, since IX11;;;. 4 
and M is binary. This contradicts (2.1). 
We shall also require the following results of [7]. 
(2.4) If M is connected and (X1 , X2) is a Tutte 2-separation, then there are matroids 
Mt. M2 with E(MJ =Xi u {z}(i = 1, 2) (where z is a new element) such that C,; E(M) is 
a circuit of M if and only if either it is a circuit of one of M 1 , M 2 or ( C n XJ u { z} is a 
circuit of Mi for i = 1, 2. M 1 , M2 are isomorphic to minors of M, and so are binary if M is 
binary. 
(2.5) If M is binary and 3-connected, and (X1 , X2) is a Tutte 3-separation, then there 
are binary matroids Mt. M2 with E(MJ =Xi u Z(i = 1, 2) (where Z is a set of three new 
elements) such that C,; E(M) is a cycle of M if and only if there are cycles Ci of Mi(i = 1, 2) 
such that C = C1 6. C2 , and such that Z is a cycle of both M 1 and M 2 • 
[For sets X, Y, X 6. Y denotes (X- Y) u ( Y- X).] 
In these two results, M 1 and M2 are called the parts of M corresponding to the 2- or 
3-separation. It is easy to see that the parts corresponding to a 2-separation have fewer 
elements than M. This is not necessarily true for a 3-separation because equality can 
occur. However, we shall only apply (2.5) to vertical 3-separations, and it is easy to see 
that the parts in this case have smaller rank than M. We shall use (2.4) and (2.5) to 
decompose matroids into 3-connected, vertically 4-connected pieces, and these observa-
tions guarantee that our decompositions terminate, that 'cycling' does not occur. 
Let e,f, g be distinct elements of a binary matroid M. We wish to study conditions for 
the truth of the following statement. 
(C) There is no circuit C of M with e, f, g E C. 
Our conditions for (C) can be given explicitly in a 'structural' form, or given in an 
algorithmic way, but the most natural presentation is by means of a combination of the 
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two. Thus we shall give a series of lemmas which reduce the problem to the case when 
M is 3-connected and internally 4-connected, and we give a structural characterization for 
this special case. In this section we explain the reductions. 
First, we evidently have 
(2.6) Suppose that (X1 , X 2 ) is a Tutte !-separation of M. If e, f, g E X 1 , then (C) is true 
for M if and only if it is true for M\X2 • If e,f E X 1 and g E X 2 then (C) is true. 
This reduces the problem to the connected case. The next lemma similarly reduces it to 
the 3-connected case. 
(2.7) Suppose that M is connected and that (X1 , X2 ) is a Tutte 2-separation of M. Let 
M 1 , M2 be the corresponding parts, with common element z. If e,f, g E X 1 then (C) is true 
forM if and only if it is true forM,. If e,f E X 1 and g E X 2 then (C) is true forM if and 
only if e, f, z are in no circuit of M 1 • 
(The proof is easy, and is left to the reader.) 
(2.8) Suppose that M is 3-connected, and that (Xt. X 2) is a vertical 3-separation of M 
with e,f, g E X 1 • Let M 1 , M2 be the corresponding parts. Then (C) is true forM if and only 
if it is true for M 1 • 
(Again , the proof is routine, using the methods of [7], and we omit it.) 
We may thus assume that M is 3-connected and has no vertical 3-separation (X1 , X 2 ) 
with e,f, g E X 1 • If IE(M)I,;;; 3 the problem is trivial: we assume then that IE(M)I;?; 4. 
By (2.1) all circuits of M have cardinality at least 3. If there is no circuit of M of 
cardinality 3 containing f and g, take a new element e', and let M' be the binary matroid 
with element set E ( M) u { e'} such that M'\ e' = M and { e', f, g} is a cycle. 
(2.9) M' is 3-connected and has no vertical 3-separation (Xt. X 2 ) with e,f, g E X 1 • 
Moreover, (C) is true forM if and only if it is true for M'. 
PRooF. Clearly (C) is true forM if and only if it is true forM', because no circuit 
of M includes {e, e',f, g}. Suppose that (Xt. X2) is a Tutte k'-separation of M' with 
k'.;;2, and e'EX1 say. Now (X1 -{e'},X2 ) is not a Tutte k'-separation of M, and so 
IX11 = k',;;; 2, and X 1 is either a circuit or a cocircuit of M'. If k' = 1 then e' is a loop or 
coloop of M', which is impossible since {e,f, g} is a cycle and {f, g} is not a cycle. Thus 
k' = 2, and X,= { e', h} say. Now h is not a co loop of M'\ e' = M, and so { e', h} is a circuit 
of M'. But {e',f, g} is a cycle of M', and soh'¥- f, g, and {f, g, h} is a cycle of M, contrary 
to our hypothesis. Thus M' is 3-connected. 
Suppose now that (X1 , X2) is a vertical 3-separation of M' with e, f, g E X 1 • Now e' is 
spanned by {f, g} in M' and so by (2.2), (X1 -{e'}, X 2 -{e'}) is a vertical 3-separation 
of M, a contradiction. This completes the proof of (2.9). 
By repeating this procedure for the pairs e, g and e,f our problem is reduced to the 
case when M is 3-connected, and has no vertical 3-separation (Xt. X2 ) with e,f, g EXt. 
and every pair of e, f, g are in a circuit of cardinality 3. But in these circumstances we have 
(2.10) M is vertically 4-connected. 
PROOF. Suppose that (X,, X 2 ) is a vertical k'-separation with k'.;; 3. Then neither X 1 
nor X2 includes { e, f, g}, and so without loss of generality we assume that e, f E X 1 , g E X 2 • 
Let e' ,f', g' be elements of M such that { e', f, g}, { e,f', g}, { e, f, g'} are circuits of M. If 
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e'EX1 or j'EX1 then g is in the closure of X~> and so (X1 u{g}, X 2 -{g}) is a vertical 
3-separation of M with e,j, g E X 1 u {g} (by (2.2)) contrary to our hypothesis. Thus 
e',j'EX2 ; but then e,f are in the closure of X2 , and so (X1 -{e,f},X2 u{e,f}) is a 
vertical 3-separation, again contrary to our hypothesis. 
It therefore suffices to solve our problem for 3-connected, vertically 4-connected binary 
matroids. But by (2.3), such a matroid is internally 4-connected. We shall obtain an 
explicit characterization for (C) for 3-connected, internally 4-connected binary matroids 
in the next section. 
3. THE 4-CONNECTED CASE 
Let M be a binary matroid, and let A 1 , ••• , A 7 be disjoint subsets of E(M). We say 
that A 1 , ••• , A 7 have the F-property in M if the following conditions are satisfied: 
(Fl) A 1 , A 2 , A 3 , A 4 and at least two of As, A 6, A 7 are non-empty. 
(F2) The following sets are cycles of M: 0, A1 u A2 u A 3 u A4, A1 u A 2 u As u A6, A 3 u 
A4uAsuA6, A1 uA3 uAsnA7 , A 2 uA4uAsuA7 , A1 uA4 uA6 uA7 , A2 uA3 uA6 u 
A7. 
(F3) No other subset of A 1 u · · · u A 7 is a cycle of M. 
It follows that the seven non-empty cycles of (F2) are in fact circuits of M. 
We require the following four lemmas. Throughout, let A 1 , ••• , A 7 have the F -property 
in M, and let Z=A1 u· · ·uA7 • 
(3.1) For any z E E(M)- Z, At. ... , A 7 have the F-property in M\z. 
(3.2) For any z E E(M)- Z, A 1 , ••• , A 7 have the F-property in M / z unless there is a 
circuit of C of M with C n Z ¥- 0, C- Z = {z}. 
(3.3) If for some Ai there is a circuit C with C n Z c:; Ai, C n Z ¥- 0, IC-Zl = 1, define 
A;= Ai(l ~ i ~ 7, i ¥- j), Aj = Ai /:::, C; then A;, ... , A; have the 1--property in M. 
The proofs of these are straightforward and are left to the reader. Our fourth lemma is 
a little more complicated. 
(3.4) Suppose that x E As, y E A 6, z E E(M)- Z and there is a circuit C of M with 
C n Z ¥- 0, C- Z = {z}. Then one of the following is true: 
(a) there is a circuit of M included in Zu{z} containing x, y and z 
(b) there is a circuit C' of M with C'- Z = {z}, C' n Z ¥- 0, such that C' n Z is a subset 
of one of As, A 6, A 7 • 
PROOF. We assume that (a) is false. Let 
~={X c:; Z: Xu {z} is a cycle of M}. 
Then ~ ¥- 0, and 0 ~ ~- If X E ~then Xu {z} is a cycle and so is a disjoint union of 
circuits of M. At most one of them contains z, and so the others are subsets of Z; but 
by (Fl), (F2), (F3), no two circuits included in Z are disjoint. Thus if X E ~and Xu {z} 
is not a circuit, then X includes one of the non-empty cycles of (F2), C0 say, and 
X- C0 E ~. and (X- C0 ) u {z} is a circuit. 
We also have that if X E ~and C0 is any cycle of M included in Z then X 1:::, C0 E ~­
Because of this and the fact that ~ ¥- 0, there exists X 1 E ~ with x, y E X 1 • Since (a) is 
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false, Xt u {z} is not a circuit, and so Xt includes one of the circuits of (F2). Thus Xt 
includes at least two of At. A 2 , A3, A 4 • Put 
and then x2 E Cfi, and x2 is disjoint from at least two of At. A2, A3, A4, and X, y E x2. 
Since (a) is false, x2 includes one of the circuits of (F2), Co say. Then x2- Co E Cfi, and 
X2-C0 !:;As, A6 or A7 , and (X2-C0)u{z} is a circuit. This completes the proof. 
Now let e,f, g be distinct elements of M, and let At, ... , A7 be disjoint subsets of 
E(M). We say that At. ... , A7 have the F'-property in M if at least two of As, A 6 , A7 
have non-empty intersection with {e,f, g}. We say that At, ... , A7 have the F"-property 
in M if 
and there is no Tutte 3-separation (Xt. X2) of M with {e,f, g}!:; Xt. At u A2u A3u A4!:; 
X2 • The following lemma follows by an easy rank argument-see [7, 9]. 
(3.5) If At. ... , A7 have the F"-property in M, and z E E(M)- Z, and z ¥- e,f, g, then 
At. ... , A7 have the F"-property in at least one of M\z, M/z. 
Now we can establish the main step in the argument, the following. 
(3.6) Let e,f, g be distinct elements of a binary matroid M, and let At, ... , A7 be disjoint 
subsets of E ( M) with the F-, F'- and F" -properties. Then there is a circuit of M containing 
e,f and g. 
PROOF. We proceed by induction on \E(M)\, and for fixed M, we proceed by induction 
on \(AsuA6 uA7)\. Put Atu · · · uA7 =Z. We assume without loss of generality that 
eE As, fEA 6 • 
( 1) { e, f, g} includes no circuits or cocircuits of M. 
This is implied by the F"-property. 
(2) We may assume that M has no loops and Z spans M. 
For no element of Z is a loop. If z E E(M)- Z, z ¥- g, and there is no circuit C with 
C n Z ¥- 0, C- Z = {z} then by (3.1) and (3.2), At. ... , A7 have the F-property in both 
M\z and M/ z. They also clearly have the F'-property in both matroids, and the F"-
property in at least one of them, by (3.5), and so e,f, g are in a circuit of one of M\z, 
M I z, by our first induction. Hence e, f, g are in a circuit of M. Thus we may assume 
there is no such element z. If follows that M has no loops, and Z spans E ( M)- {g} and 
hence E(M), by (1). 
(3) We may assume that no x E E(M)- Z distinct from g is a parallel element of M. 
For suppose that x E E(M)- Z, x ¥- g, and {x, y} is a circuit for some element y. By (3.1), 
At. ... , A7 have the F-property in M\x, and clearly also the F'-property. Suppose that 
(Xt.X2) is a Tutte 3-separation of M\x with {e,f,g}!:;Xt and AtuA2uA3uA4!:;X2. 
Let yEXk say; and then Xk spans x in M, and so (Xku{x}, E(M)-(Xku{x})) is a 
Tutte 3-separation of M contrary to the F"-property. Thus At, ... , A7 have the F"-property 
in M\x and the result follows by induction. 
( 4) We may assume that M has no parallel elements. 
For suppose that {x, y} is a circuit. {x, y}!:; Z is impossible, by (F2) and (F3); and we 
may assume that {x, y}!:; E(M)- Z, by (3). Thus one of x, y is in Z and the other is g; 
xEZ, y=g say. Then x¥-e,f, by (1). Choosej(l,;;j,;;7) such that xEAi. Define A;= 
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A;(l ~ i ~ 7, i ;t. j), Aj = Aj ~::, {x, g}; then by (3.3), A;, ... , A~ have the F-property in M. 
If j = 1, 2, 3 or 4 then by (F2) there is a circuit of M containing e,f and g. We may 
assume then that j = 5, 6 or 7, and so A~o ... , A 7 have the F'- and F"-properties, and the 
result follows from the argument of (3). 
If g E A, u A 2 then by (F2) and (F3) there is a circuit of M containing e,f, g. Thus we 
may assume that g E (E(M)- Z) u A 7 • 
Case 1 gE E(M)-Z. 
Now Z spans g, and so by (3.4) we may assume that there is a circuit C of M with 
CnZ;t. 0, CnZ£:As, A 6 or A 7 , and C-Z={g}. By (4), ICI~3. Define A;= 
A;(l ~ i ~ 7, i ;t. j) and A}= Aj ~::, C, where C- {z} £: Aj. Then 
and moreover, A,, ... , A 7 have the F-, F'-, and F"-properties, by (3.3). The result then 
follows by our second induction. · 
Case 2 gE A 7 • 
In this case the symmetry between e, f and g is restored. By (1), {e,f, g} contains no 
cocircuit of M, and so there is a circuit C for which I C n { e, f, g }/ is odd. For each 
z E C- Z, let Cz be a circuit with Cz- Z = {z} (this exists by (2)). Put 
C0 -= C 6 6. Cz. 
zEC-Z 
Then C0 £: Z and C0 is a cycle, and so by (F2), C0 has even intersection with {e,f, g}. 
Thus there exists z E C - Z such that Cz has odd intersection with { e, f, g}. 
Suppose that there is a circuit C' of M with C' ~ Z u {z} and e,f, z E C'. If g e C' then 
C' has even intersection with {e,f, g}, and so the cycle Cz ~::, C' is a subset of Z with odd 
intersection with {e,f, g}, a contradiction. Thus g E C' and the theorem is true. We may 
therefore assume that there is no such circuit C'. By (3.4), there is a circuit C, with 
C1 n Z ;t. 0, C1 - Z = {i}, and C1 n Z ~As, A 6 or A 7 • By (4), IC11 ~ 3. Define A;= 
A;(l~i~7, i;t.j), Aj=Aj~::,C, where C,nZ~Aj. Then A;, ... ,A~ have the F-, F'-, 
and F"-properties in M, and 
The result follows from our second induction. This completes the proof. 
Let N be the binary matroid with six elements a, b, c, d, e, f isomorphic to .J,l(K4 ), in 
which {a, c, e}, {a, d,f}, {b, c,f}, {b, d, e} are circuits. We require the following. 
(3.7) Suppose that N is a minor of the binary matroid M. Then there exist disjoint subsets 
A,, ... , A 7 of E(M) with the F-property, such that a E A,, bE A 2 , c E A 3 , dE A 4 , e E As, 
fEA6. 
PROOF. Express N as M\X I Y with I Yl minimum. The result is true for M if it is 
true for M\X, and so we may assume that X= 0, and N = M I Y, and for each y E Y, N 
is not a minor of M\y. For each y E Y, let My be M I ( Y- {y} ). Then My/ y = N, and 
My \y ;t. N, since N is not a minor of M\y. Thus y is not a loop or co loop of My- If y 
is not a series element of My, then My is a rank 4 binary matroid with seven elements 
with no coloops or series elements. Hence Mt is a rank 3 binary matroid with seven 
elements with no loops or parallel elements; that is, Mt is isomorphic to the Fano matroid 
F7 • Hence My= Fr and so {y, e,f} is a cocircuit of Mr We deduce that for all y E Y, 
Triples in Matroid Circuits 183 
either {y, z} is a cocircuit of M for some z E {a, ... ,f}, or {y, e,f} is a cocircuit of M. Put 
A1 ={a} u {y E Y: {y, a} is a cocircuit of M} 
A6 = {j} u {y E Y: {y,f} is a cocircuit of M} 
A 7 = {y E Y: {y, e,j} is a cocircuit of M}. 
Then A 1 u · · · u A 7 = E(M), and A1 , ••• , A 7 are pairwise disjoint, and it is straightforward 
to verify that A~> ... , A 7 have the F-property, as required. 
(3.8) If N is a minor of the binary matroid M, and g E E(M)- E(N), and there is no 
Tutte 3-separation (X~> X2) of M with {e,f, g} ~ X 1 and {a, b, c, d} ~ X2, then there is a 
circuit of M containing e, f, and g. 
PROOF. Choose A1 , ••• , A 7 with the F-property as in (3.7). If g E A1 u · · · u A4 then 
by (F2) there is a circuit of M containing e,j and g. We assume then that g e A1 u · · · u A 4 • 
There is no Tutte 3-separation (X~>X2) of M with {e,f,g}~X~> A 1 u· · ·uA4 ~X2 , 
because a E A 1 , ••• , d E A 4 • Thus A 1 , ••• , A 7 have the F-, F'- and F"-properties. The 
result follows from (3.6). 
Let e, f be distinct elements of a binary matroid M. We say that e, fare non-adjacent 
in M if M has a minor M' isomorphic to .Jl(K4 ) with e, f E E(M'), such that no circuit 
of M' of cardinality 3 contains both e and f; and e, f are adjacent otherwise. 
(3.9) Let M be a 3-connected, internally 4-connected binary matroid. Then either {e,f, g} 
is a cocircuit, or there is a circuit of M containing e, f and g, or every pair of e, f, g are 
adjacent in M. 
PROOF. Suppose that e, f say are not adjacent in M. Then there are elements a, b, c, 
d of M such that M has N (as defined earlier) as a minor. If g =a, b, cord then there 
is a circuit of N (and hence a circuit of M) containing e, f, and g. We assume then that 
g ¥-a, b, c, d. If there is a Tutte 3-separation (XI' X2) with {e,f, g} ~XI' {a, b, c, d} ~ x2 
then IX11 = 3, since (X~> X2) is not a internal 3-separation, and so X 1 = {e,f, g}. Hence 
{e,f, g} includes a circuit or cocircuit of M. No proper subset of {e,f, g} is a circuit or 
cocircuit, because M is 3-connected. Thus either { e, f, g} is a circuit or it is a cocircuit, 
and in either case the theorem is true. We assume therefore that there is no such Tutte 
3-separation (X1 , X2). The result follows from (3.8). 
We require the following lemma, proved in [6]. 
(3.10) Let M be a 3-connected, internally 4-connected binary matroid, and let e, f be 
distinct elements. Then e, fare adjacent in M if and only if there is a graph G with .Jl (G) = M 
or M* such that e, fare edges of G with a common vertex. 
Our main theorem is the following. 
(3.11) Let e, f, g be distinct elements of a 3-connected, internally 4-connected binary 
matroid. Then there is no circuit of M containing e, f and g, if and only if either { e, f, g} is 
a cocircuit, or there is a graph G with M = .Jl (G) such that e, f, g are edges of G with a 
common vertex. 
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PROOF. The 'if' part is clear, and we prove 'only if'. Suppose then that there is no 
circuit of M containing e, f, g, and {e,f, g} is not a cocircuit. By (3.9), every pair of e, f, 
g are adjacent in M, and so by (3.10) there are 3-connected simple graphs G1 , G2 , G3 with 
E( G1) = E( G2 ) = E( G3 ) = E(M) 
such that f, g have a common vertex in G1 , e, g have a common vertex in G2 , e, f have 
a common vertex in G3 , and for i = 1, 2, 3, .Jl( G;) = M or M*. Some two of G1 , G2 , G3 
have the same polygon matroid, G1 , G2 say; and so by a theorem of Whitney [12], G1 
and G2 are isomorphic and e, g have a common vertex in G1 • If e, f have a common 
vertex in G 1 , then either { e,f, g} is a circuit of .Jl( G1), and so either is a circuit or cocircuit 
of M, contrary to our assumption, or e, f, g are all incident with some vertex v. In this 
case if M = .Jl( G1) the theorem is true, and if M* = .Jl( G 1) then there is a bond of G1 
(and hence a circuit of M) containing e, f and g, a contradiction. Thus we may assume 
that e, f have no common vertex in G1 . They do have a common vertex in G3 , and G1 , 
G3 are 3-connected, and so by Whitney's theorem [12] .Jt( G1) ,c. .Jl( G3 ). Thus one of 
.Jl(G1), .Jl(G3) isM and the other isM*. Hence both .Jl(G1) and .Jt*(G1) are graphic, 
and so G1 is planar, by a theorem of Whitney [13]. Take a drawing of G1 in the plane, 
and let G be its geometric dual. Identify the edges of G with those of G1 in the natural 
way. Then .Jl( G)= .Jl*( G1) = .Jl( G3), and G, G3 are 3-connected; so by Whitney's theorem 
[12], e, fare adjacent in G. Thus e, f both lie on the boundary of some region R in our 
drawing of G1 • But G 1 is 3-connected, and g shares one end with e and the other with 
f. Thus g also lies on the boundary of R, and so e, f, g have a common vertex in G. There 
is a circuit of .Jl*( G) containing e, f and g, and so .Jl*( G) ,c. M. Thus .Jl( G1) ,c. M, and 
so .Jl( G 1) = M*, that is, .Jl( G)= M. Then G satisfies the theorem. 
4. THE NoN-BINARY CAsE 
The problem of finding a characterization for the truth of (C) for non-binary matroids 
is still unsolved. It presents several new difficulties: 
(a) it is no longer sufficient for (C) that {e,f, g} be a cocircuit 
(b) there is a problem working with Tutte 3-separations of non-binary matroids in 
order to argue as in (2.8) 
(c) there are 3-connected, vertically 4-connected, internally 4-connected non-binary 
matroids with triples which are not in circuits-for example, the non-Fano matroid 
(represented over the real field by the seven non-zero 0-1 3-tuples) can be extended to 
such a matroid, using the method of (2.9) and (2.10). 
Nevertheless, I conjecture that essentially the same result is true, that all sufficiently 
highly connected counterexamples are graphic--see [8] for some related results. 
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